Recently, the size of MOSFET ions were continuously implanted into the film. The implantation dose is so high that p-SDE was formed by solid phase diffusion from the BF2-doped oxide film at the activation RTA. At the end of process, the gate-source/drain overlap lengths for nFET and pFET were about 20 and 1-0nm, respectively.
sub 3nm-thick gate oxide is not negligibly small. Instead of the gate oxide, high-K insulator film has been proposed to apply to the fabrication of silicon device in order to reduce the gate leakage current. However, the technology that can suppress the gate leakage current without high-K insulator is expected, since high-K insulator has less compatibility to the conventional silicon process technology. We propose that gate overlap should be downscaled as well as gate oxide thickness because gate leakage current contained in the stand-by current will be in proportion to the gate overlap area. Gate overlap area is controlled by the offset sidewall width for source drain extension (SDE) implantation [1, 2] . In this paper, it is shown that gate leakage current contained in the stand-by cunent can be controlled by using ions were continuously implanted into the film. The implantation dose is so high that p-SDE was formed by solid phase diffusion from the BF2-doped oxide film at the activation RTA. At the end of process, the gate-source/drain overlap lengths for nFET and pFET were about 20 and 1-0nm, respectively.
Results and discussion
Offset-spacer width dependence of gate-drain leakage current is shown in Fig.2 The gate-source/drain overlap capacitance is decreased with an increase in the offset spacer width as shown in Fig. 8 . In Fig.  8(b) , the capacitance of pFET is twice larger than the measured data for the same reason as the gate leakage current. Since the gate overlap capacitance can be the dominant factor for the integrated circuit speed, the decrease in the overlap capacitance is important to realize high performance devices. However, the drain current of nFET is decreased with an increase in the offset spacer width as shown in Fig.9 (a) . On the other hand, the drain current of pFET is not dependent upon the offset spacer width as shown in Fig.9 (b) . Figure L0 into2ndoffsetoxide filtiltfililml',==1fr1fitililil1n ;"* \ 
